Search History

=> d 111 1-6 abs,bib

HEADLUS, INSPACE, JADOO, USPATALL)

L11 ANSWER 1 OF 6 USPATFULL on STN

An apparatus and method for forming an epitaxial layer on and a denuded zone in a semiconductor wafer. A single chamber is used to form both the epitaxial layer and the denuded zone. The denuded zone is formed by heating the wafer in the chamber and then rapidly cooling the wafer while it is supported on an annular support whereby only a peripheral edge portion of the wafer is in contact with the support.

AN 2003:203278 USPATFULL

TI Method and apparatus for forming a silicon wafer with a denuded zone

IN Yang, Charles Chiun-Chieh, St. Peters, MO, United States

PA MEMC Electronic Materials, Inc., St. Peters, MO, United States (U.S.

corporation)

PI US 6599815 B1 20030729 AI US 2000-607391 20000630 (9)

DT Utility FS GRANTED

EXNAM Primary Examiner: Mulpuri, Savitri LREP Senniger, Powers, Leavitt & Roedel

CLMN Number of Claims: 17 ECL Exemplary Claim: 1

DRWN 9 Drawing Figure(s); 5 Drawing Page(s)

LN.CNT 928

L11 ANSWER 2 OF 6 USPATFULL on STN

An apparatus and method are provided for forming a denuded zone and an epitaxial layer on a semiconductor wafer used in manufacturing electronic components. The denuded zone and epitaxial layer are formed in one chamber. The apparatus includes a plurality of upstanding pins immovably mounted on a susceptor and maintain a semiconductor wafer spaced from the susceptor during both application of the epitaxial layer and formation of the denuded zone. Fast cooling of the wafer is accomplished by having the wafer out of conductive heat transfer relation with the susceptor during cooling thereof.

AN 2002:154317 USPATFULL

TI Apparatus for forming an epitaxial silicon wafer with a denuded zone

IN Torack, Tom, Oakland, MO, UNITED STATES

Ries, Michael J., St. Charles, MO, UNITED STATES

PA MEMC Electronic Materials Inc. (U.S. corporation)

PI US 2002078882 A1 20020627

AI US 2002-50026 A1 20020115 (10)

RLI Division of Ser. No. US 2000-607389, filed on 30 Jun 2000, GRANTED, Pat.

No. US 6339016

DT Utility

FS APPLICATION

LREP SENNIGER POWERS LEAVITT AND ROEDEL, ONE METROPOLITAN SQUARE, 16TH FLOOR,

ST LOUIS, MO, 63102 Number of Claims: 3

CLMN Number of Claims: TECL Exemplary Claim: 1

DRWN 3 Drawing Page(s)

LN.CNT 845

L11 ANSWER 3 OF 6 USPATFULL on STN

An apparatus and method are provided for forming a denuded zone and an epitaxial layer on a semiconductor wafer used in manufacturing electronic components. The denuded zone and epitaxial layer are formed in one chamber. The apparatus includes a plurality of upstanding pins immovably mounted on a susceptor and maintain a semiconductor wafer spaced from the susceptor during both application of the epitaxial layer and formation of the denuded zone. Fast cooling of the wafer is

accomplished by having the wafer out of conductive heat transfer relation with the susceptor during cooling thereof.

AN . 2002:9805 USPATFULL

TI Method and apparatus for forming an epitaxial silicon wafer with a denuded zone

IN Torack, Tom, Oakland, MO, United States

Ries, Michael John, St. Charles, MO, United States

PA MEMC Electronic Materials, Inc., St. Peters, MI; United States (U.S.

corporation)
PI US 6339016

US 6339016 B1 20020115

AI US 2000-607389 20000630 (9)

DT Utility

FS GRANTED

EXNAM Primary Examiner: Nelms, David; Assistant Examiner: Dang, Phuc T.

LREP Senniger, Powers, Leavitt & Roedel

CLMN Number of Claims: 18 ECL Exemplary Claim: 1

DRWN 5 Drawing Figure(s); 3 Drawing Page(s)

LN.CNT 934

L11 ANSWER 4 OF 6 USPATFULL on STN

This invention is directed to a novel a single crystal silicon wafer. In AB one embodiment, this wafer comprises: (a) two major generally parallel surfaces (i.e., the front and back surfaces); (b) a central plane between and parallel to the front and back surfaces; (c) a front surface layer which comprises the region of the wafer extending a distance of at least about 10 μm from the front surface toward the central plane; and (d) a bulk layer which comprises the region of the wafer extending from the central plane to the tront surface layer. This wafer is characterized in that the wafer has a non-uniform distribution of crystal lattice vacancies, wherein (a) the concentration of crystal lattice vacancies in the bulk layer are greater than the concentration of crystal lattice vacancies in the front surface layer, (b) the crystal lattice vacancies have a concentration profile in which the peak density of the crystal lattice vacancies is at or near the central plane, and (c) the concentration of crystal lattice vacancies generally decreases from the position of peak density toward the front surface of the wafer. In addition, the front surface of the wafer has an epitaxial layer deposited thereon. This epitaxial layer has a thickness of from about 0.1 to about 2.0 μm .

This invention is also directed to a novel process for the preparation of a silicon wafer comprising a surface having an epitaxial layer deposited thereon. In one embodiment, the process comprises heating a surface of a wafer starting material to remove a silicon oxide layer from the surface. Within about 30 seconds after removing the silicon oxide layer from the surface, the surface is exposed to an atmosphere comprising silicon to deposit a silicon epitaxial layer onto the surface to form an epitaxial wafer. The epitaxial wafer is then heated to a soak temperature of at least about 1175° C. while exposing the epitaxial layer to an oxidizing atmosphere comprising an oxidant. Afterwards, the heated epitaxial wafer is cooled at a rate of at least about 10° C./sec.

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

AN 2001:186955 USPATFULL

TI Epitaxial silicon wafer with intrinsic gettering and a method for the preparation thereof

IN Wilson, Gregory M., Chesterfield, MO, United States Rossi, Jon A., Chesterfield, MO, United States Yang, Charles C., St. Peters, MO, United States

PI US 2001032581 A1 20011025

```
20030325
ΑI
        US 2001-859094
                              A1
                                    20010516
                                                (9)
        Division of Ser. No. US 1999-2509 48, filed on 16 Feb 1999, GRANTED, Pat.
RLI
        No. US 6284384
PRAI
        US 1998-111546P
                                19981209 (60)
DT
        Utility
FS
        APPLICATION
        SENNIGER POWERS LEAVITT AND ROEDEL
LREP
                                                  ONE METROPOLITAN SQUARE, 16TH FLOOR,
        ST LOUIS, MO, 63102
        Number of Claims: 58
CLMN
        Exemplary Claim: 1
ECL
DRWN
        4 Drawing Page(s)
LN.CNT 1449
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L11 ANSWER 5 OF 6 USPATFULL on STN
        This invention is directed to a novel a single crystal silicon wafer.
AB
        The wafer comprises: (a) two major generally parallel surfaces (ie., the
        front and back surfaces); (b) a central plane between and parallel to
        the front and back surfaces; (c) a front surface layer which comprises
        the region of the wafer extending a distance of at least about 10 \mu m
        from the front surface toward the central plane; and (d) a bulk layer
        which comprises the region of the wafer extending from the central plane to the front surface layer. This wafer is characterized in that the wafer has a non-uniform discribution of crystal lattice vacancies,
        wherein (a) the concentration of crystal lattice vacancies in the bulk
        layer are greater than the concentration of crystal lattice vacancies in the front surface layer, (b) the crystal lattice vacancies have a concentration profile in which the peak density of the crystal lattice
        vacancies is at or near the pentral plane, and (c) the concentration of
        crystal lattice vacancies generally decreases from the position of peak
        density toward the front surface of the wafer. In addition, the front
        surface of the wafer has an epitaxial layer deposited thereon. The
        epitaxial layer has an average light scattering event concentration of
        no greater than about 0.06/cm\sup.2 as measured by a laser-based auto
        inspection tool configured to detect light scattering events
        corresponding to polystyrene spheres having diameters of no less than
        about 0.12 \mu m. The bulk layer comprises voids which are at least about 0.01 \mu m in their largest dimension.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
        2001:147598 USPATFULL
AN
        Epitaxial silicon wafer with intrinsic gettering
TI
        Wilson, Gregory M., Chesterfield, MO, United States
Rossi, Jon A., Chesterfield, MO, United States
Yang, Charles C., St. Peters, MO United States
IN
        MEMC Electronic Materials, Inc., \St. Peters, MO, United States (U.S.
PΑ
        corporation)
PΤ
        US 6284384
                              В1
                                    20010904
        US 1999-250908
                                     19990216 (3)
ΑI
PRAI
        US 1998-111546P
                               19981209 (60)
DT
        Utility
FS
        GRANTED
EXNAM Primary Examiner: Jones, Deborah; Assistant Examiner: Stein, Stephen
LREP
        Senniger, Powers, Leavitt & Roedel
CLMN
        Number of Claims: 7
ECL
        Exemplary Claim: 1
DRWN
        8 Drawing Figure(s); 4 Drawing Page(s)
LN.CNT 1206
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L11 ANSWER 6 OF 6 USPAT2 on STN
```

This invention is directed to a novel a single crystal silicon wafer. In

AB

one embodiment, this wafer comprises: (a) two major generally parallel surfaces (i.e., the front and back\surfaces); (b) a central plane between and parallel to the front and back surfaces; (c) a front surface layer which comprises the region of the wafer extending a distance of at least about 10 µm from the front surface toward the central plane; and (d) a bulk layer which comprises the region of the wafer extending from the central plane to the front surface layer. This wafer is characterized in that the wafer has a non-uniform distribution of crystal lattice vacancies, wherein (a) the concentration of crystal lattice vacancies in the bulk layer are greater than the concentration of crystal lattice vacancies in the front surface layer, (b) the crystal lattice vacancies have a concentration profile in which the peak density of the crystal lattice vacancies is at or near the central plane, and (c) the concentration of crystal lattice vacancies generally decreases from the position of peak density toward the front surface of the wafer. In addition, the front surface of the wafer has an epitaxial layer deposited thereon. This epitaxial layer has a thickness of from about 0.1 to about $2.0~\mu m$.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2001:186955 USPAT2
AN
       Epitaxial silicon wafer with intrinsit gettering and a method for the
TI
       preparation thereof
       Wilson, Gregory M., Chesterfield, MO, United States
IN
       Rossi, Jon A., Chesterfield, MO, United States
       Yang, Charles C., St. Peters, MO, United States
       MEMC Electronic Materials, Inc., St. Peters, MO, United States (U.S.
PA
       corporation)
                          B2
                               20030325
       US 6537655
PΙ
       US 2001-859094
                               20010516 (9)
ΑI
       Division of Ser. No. US 1999-250908, filed on 16 Feb 1999, now patented,
RLI
       Pat. No. US 6284384, issued on 4 Sep 2001
PRAI
       US 1998-111546P
                        19981209 (60)
DT
      Utility
FS
       GRANTED
EXNAM Primary Examiner: Kunemund, Robert
       Senniger, Powers, Leavitt & Roedel
LREP
       Number of Claims: 6
CLMN
ECL
       Exemplary Claim: 1
       8 Drawing Figure(s); 4 Drawing Page(s)
DRWN
LN.CNT 1140
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
=> d his
     (FILE 'HOME' ENTERED AT 09:32:15 ON 19 JAN 2005)
     FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 09:32:26 ON
     19 JAN 2005
L1
            118 S (CZ OR CZOCHRALSKI) (10A) (COOL? (6A) RATE#)
```

177819 S (POST OR AFTER) (10A) (GROW? OR PROCESS)

L6 417943 S (TEMPERATURE (8A) COOL? OR TEMPERATUR (8A) COOL? (2W) RATE#) L7

29931 S (SINGLE(W)CRYSTA? OR MONOCRYSTAL?)(8A)(PULL? OR LIFT? OR PROD

O S L2 AND L3 AND L4 AND L5 AND L6 AND L7

1472 S L2 AND L3 AND L6 AND L7 L9 36 S L1 AND L9 L10

6 S L5 AND L10 L11

L5

L8

=> d his

PΙ

US 6706572

В1

(FILE 'HOME' ENTERED AT 06:51:39 ON 19 JAN 2005)

```
FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2' ENTERED AT 06:51:56 ON
     19 JAN 2005
L1
            5820 S (SINGEL OR MONO) (8A) (CRYSTAL?)
          175787 S (FIRST OR PRIMARY) (8A) (TEMPERATURE (6A) SENSOR# OR TEMPERATURE)
L2
          184255 S (SECOND?) (8A) (TEMPERATURE (6A) SENSOR# OR TEMPERATURE)
L3
           96595 S (COOL? (4A) RATE#)
L4
         1964004 S (DISTANCE#)
L5
          456404 S (FIRST(6A) POSITION#)
L6
          427147 S (SECOND? (6A) POSITION#)
L7
L8
           39041 S (CZ OR CZOCHRALSKI)
L9
             397 S (COOL? (4A) RATE#) (8A) (MONOCRYSTAL? OR SINGLE (W) CRYSTAL?)
=> s 11 and 12 and 13 and 15 and 18 and 19
L10
              O L1 AND L2 AND L3 AND L5 AND L8 AND L9
=> s 11 and 12 and 13
           173 L1 AND L2 AND L3
1,11
=> s 11 and 12 and 13 and 19
              0 L1 AND L2 AND L3 AND L9
=> s 11 and 12 and 13 and 14
             27 L1 AND L2 AND L3 AND L4
L13
=> s 11 and 12 and 13 and 14 and 15
             13 L1 AND L2 AND L3 AND L4 AND L5
=> s 11 and 12 and 13 and 14 and 15 and 18
              0 L1 AND L2 AND L3 AND L4 AND L5 AND L8
=> d 114 1-13 abs, bib
L14 ANSWER 1 OF 13 USPATFULL on STN
       To provide a method df improving the characteristics and reliability of
AB
       thin film transistors (TFT) which have been formed with a highest process temperature of not more than 700° C. Crystalline silicon films are thermally oxidized and TFT gate insulating films, for example,
       are formed with the oxide so obtained. At this time, the thermal
       oxidation is carried out at a temperature of 500-700° C. in such
       a way that no thermal damage is done to the substrate, for example, and
       a reactive gas which comptains thermally excited or decomposed oxygen or
       nitrogen oxide (NO.sub.X_{i}, where 0.5\leq+\leq2.5) is used
       for the oxidizing gas. The oxidation reaction may be promoted by heating
       in an atmosphere of oxides of nitrogen at a high pressure of 2-10
       atmospheres. Deterioration due to the implantation of hot electrons, for
       example, can be prevented and element reliability can be increased by
       using the thermal oxide films obtained in this way as gate insulating
       films.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:65919 USPATFULL
TI
       Method for manufacturing a thin film transistor using a high pressure
       oxidation step
       Yamazaki, Shunpei, Tokyo, JAPAN
IN
       Takemura, Yasuhiko, Kanagawa, JAPAN
       Semiconductor Energy Laboratory Co., Ltd., Kanagawa-ken, JAPAN (non-U.S.
PA
       corporation)
                                  2004031%
```

```
US 2000-615078
                                 20000712 (9)
ΑI
       Division of Ser. No.\ US 1995-521532, filed on 30 Aug 1995, now patented,
RLI
       Pat. No. US 6150203
                             19940831
       JP 1994-232409
PRAI
DT
       Utility
FS
       GRANTED
       Primary Examiner: Wildzewski, Mary
EXNAM
       Robinson, Eric J., Robinson Intellectual Property Law Office, P.C.
LREP
       Number of Claims: 23
CLMN
ECL
       Exemplary Claim: 1
       24 Drawing Figure(s); 6 Drawing Page(s)
DRWN
LN.CNT 1109
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 2 OF 13 USPATFULL on STN
AB
       The invention relates to a meltable ink which is solid at room
       temperature, which ink is suitable for use in an indirect printing
       process, in which printing process the ink is transferred, by the use of an inkjet printhead, to a transfer element, whereafter the ink is
       transferred to a receiving material under pressure from the transfer
       element, the ink having a domposition such that it is
       pressure-transferable at a temperature between a bottom limit and a top limit, wherein the ink has a deformation energy of less than 20+10.sup.5 Pa.s at a temperature equal to said top limit.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2004:29619 USPATFULL
       Meltable ink for an inkjet printer and a method of selecting such an ink
TТ
       Kremers, Martinus Antonius, Ottersum, NETHERLANDS
TN
       Thijssen, Maurice Hendrikus Hubertinus, Deurne, NETHERLANDS
       Weitenauer, Berby Marga Gerarda, Venlo, NETHERLANDS
PΙ
       US 2004021754
                            A1
                                 20040205
       US 2003-611877
                            A1
                                 20030703 (10)
ΑI
       NL 2002-1021011
                             20020705
PRAI
DT
       Utility
FS
       APPLICATION
       BIRCH STEWART KOLASCH & BIRCH, PO BOX 747, FALLS CHURCH, VA, 22040-0747
LREP
       Number of Claims: 9
CLMN
       Exemplary Claim: 1
ECL
DRWN
        3 Drawing Page(s)
LN.CNT 772
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 3 OF 13 USPATFULL on STN
1.14
       A method of manufacturing a ferrodielectric liquid crystal display
AB
       device includes the steps of \injecting melted ferrodielectric liquid
       crystal in a cell formed between a lower structure body and an upper
       structure body each having a substrate, an electrode layer, and an
       orientation film and sealing the cell; cooling to obtain phase
       transitions of the ferrodielectric liquid crystal corresponding to a
       bookshelf structure; applying &c potentials to the electrode layers at
       temperatures ranging from temperatures higher than phase transition
       temperatures to temperatures lower than phase transition temperatures,
       stopping the dc potential applications and cooling until below a
       predetermined temperature, and applying a reverse potential to the
       electrode layers and cooling again. The ferrodielectric liquid crystal
       display device produced by such & manufacturing method can display clear
       black-and-white states with the liquid crystal layers having a
       mono domain of the bookshelf structure.
CAS INDEXING IS AVAILABLE FOR THIS PATENT
AN
        2004:11802 USPATFULL
```

Ferrodielectric liquid crystal display (FLCD) manufacturing method

TΙ

```
Wang, Jong-min, Seoul, \LambdaOREA, REPUBLIC OF
IN
       Kim, Chang-ju, Gyunggi-do, KOREA, REPUBLIC OF
       SAMSUNG ELECTRONICS CO., \LTD. (non-U.S. corporation)
PA
                                  20040115
       US 2004008315
                         . A1
PΙ
                                  20050118
       US 6844909
                            B2
       US 2003-403521
                                  20,030401 (10)
ΑI
                            A1
       KR 2002-18086
PRAI
                             20020402
DT
       Utility
FS
       APPLICATION
       SUGHRUE MION, PLLC, 2100 Pennsylvania Avenue, NW, Washington, DC,
LREP
       20037-3213
       Number of Claims: 5
CLMN
ECL
       Exemplary Claim: 1
DRWN
       6 Drawing Page(s)
LN.CNT 443
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 4 OF 13 USPATFULL on STN
       A method and apparatus for axially growing single crystal silicon
AB
       carbide is provided. Utilizing the system, silicon carbide can be grown
       with a dislocation density of less than 10 sup. 4 per square centimeter,
       a micropipe density of less than 10 per square centimeter, and a secondary phase inclusion density of less than 10 per cubic centimeter.
       As disclosed, a SiC source and a SiC seed crystal of the desired
       polytype are co-located within a crucible, the growth zone being defined
       by the substantially parallel surfaces of the source and the seed in
       combination with the sidewalls of the crucible. Prior to reaching the
       growth temperature, the crucible is evacuated and sealed, either
       directly or through the use of a secondary container housing the
       crucible. The crucible is comprised of tantalum or niobium that has been
       specially treated. As a result of the treatment, the inner surfaces of
       the crucible exhibit a depth variable composition of Ta--Si--C or
       Nb--Si--C that is no longer capable of absorbing SiC vapors, thus
       allowing the vapor-phase composition within the crucible to be close to
        the SiC--Si system with the partial pressure of Si-vapor slightly higher
        than that in the SiC--Si system.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
        2002:162313 USPATFULL
AN
        Tantalum crucible fabrication and treatment
TI
        Vodakov, Yury Alexandrovich, St. Petersburg, RUSSIAN FEDERATION
IN
       Mokhov, Evgeny Nikolaevich, St Petersburg, RUSSIAN FEDERATION Ramm, Mark Grigorievich, Repo Park, NY, UNITED STATES
       Roenkov, Alexandr Dmitrievith, St. Petersburg, RUSSIAN FEDERATION
       Makarov, Yury Nikolaevich, Richmond, VA, UNITED STATES
       Karpov, Sergei Yurievich, St. Petersburg, RUSSIAN FEDERATION Ramm, Mark Spiridonovich, St. Petersburg, RUSSIAN FEDERATION Temkin, Leonid Iosifovich, St. Petersburg, RUSSIAN FEDERATION
PΙ
       US 2002083890
                                  20020704
                            A1
                            B2
       US 6547877
                                  20030415
       US 2001-849767
                           A1
                                  20010504 (9)
ΑI
RLI
       Continuation-in-part of Ser. No. US 1999-355561, filed on 20 Jul 1999,
       GRANTED, Pat. No. US 6261363 A 371 of International Ser. No. WO
       1997-RU5, filed on 22 Jan 1997\ UNKNOWN
DT
       Utility
FS
       APPLICATION
       David G. Beck, Esq., McCutchen, Doyle, Brown & Enersen, Three
LREP
       Embarcadero Center, San Francisco, CA, 94111-2286
CLMN
       Number of Claims: 34
ECL
       Exemplary Claim: 1
DRWN
       1 Drawing Page(s)
LN.CNT 558
CAS INDEXING IS AVAILABLE FOR THIS PATENT
```

L14 ANSWER 5 OF 13 USPATFULL on STN

A method and apparatus for axially growing single crystal silicon AB carbide is provided. Utilizing the system, silicon carbide can be grown with a dislocation density of less than 10.sup.4 per square centimeter, a micropipe density of less than 10 per square centimeter, and a secondary phase inclusion density of less than 10 per cubic centimeter. As disclosed, a SiC sourde and a SiC seed crystal of the desired polytype are co-located within a crucible, the growth zone being defined by the substantially parallel surfaces of the source and the seed in combination with the sidewalls of the crucible. Prior to reaching the growth temperature, the drucible is evacuated and sealed, either directly or through the use of a secondary container housing the crucible. The crucible is comprised of tantalum or niobium that has been specially treated. As a result of the treatment, the inner surfaces of the crucible exhibit a depth variable composition of Ta--Si--C or Nb--Si--C that is no longer capable of absorbing SiC vapors, thus allowing the vapor-phase composition within the crucible to be close to the SiC--Si system with the partial pressure of Si-vapor slightly higher than that in the SiC--Si system.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2002:117934 USPATFULL
AN
       Niobium crucible fabrication and treatment
TI
       Vodakov, Yury Alexandrovich, St. Petersburg, RUSSIAN FEDERATION Mokhov, Evgeny Nikolaevich, St Petersburg, RUSSIAN FEDERATION
IN
       Ramm, Mark Grigorievich, Rego Park, NY, UNITED STATES
       Roenkov, Alexandr Dmitrievich, St. Petersburg, RUSSIAN FEDERATION
       Makarov, Yury Nikolaevich, Richmond, VA, UNITED STATES
       Karpov, Sergei Yurievich, St. Petersburg, RUSSIAN FEDERATION
       Ramm, Mark Spiridonovich, St Petersburg, RUSSIAN FEDERATION
       Temkin, Leonid Iosifovich, $t. Petersburg, RUSSIAN FEDERATION
                                 20020523
_{
m PI}
       US 2002059902
                            Α1
       US 6537371
                            B2
                                 20030325
ΑI
       US 2001-849766
                          - A1
                                 2001 0504 (9)
       Continuation-in-part of Ser. No. US 1999-355561, filed on 20 Jul 1999,
RLI
       PATENTED
PRAI
       WO 1997-RU5
                             19970122
DT
       Utility
FS
       APPLICATION
       David G. Beck, Esq., McCutchen, Doyle, Brown & Enersen, Three
LREP
       Embarcadero Center, San Francisco, CA, 94111-2286
CLMN
       Number of Claims: 34
ECL
       Exemplary Claim: 1
DRWN
       1 Drawing Page(s)
LN.CNT 558
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
```

L14 ANSWER 6 OF 13 USPATFULL on STN

To provide a method of improving the characteristics and reliability of thin film transistors (TFT) which have been formed with a highest process temperature of not more than 700° C. Crystalline silicon films are thermally oxidized and TFT gate insulating films, for example, are formed with the oxide so obtained. At this time, the thermal oxidation is carried out at a temperature of 500-700° C. in such a way that no thermal damage is done to the substrate, for example, and a reactive gas which contains thermally excited or decomposed oxygen or nitrogen oxide (NO.sub.X, where 0.5≤+≤2.5) is used for the oxidizing gas. The oxidation reaction may be promoted by heating in an atmosphere of oxides of nitrogen at a high pressure of 2-10 atmospheres. Deterioration due to the implantation of hot electrons, for example, can be prevented and element reliability can be increased by using the thermal oxide films obtained in this way as gate insulating

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2000:157256 USPATFULL
ΤI
       Method for manufacturing a semiconductor device
IN
       Yamazaki, Shunpei, Tokyd, Japan
       Takemura, Yasuhiko, Kanagawa, Japan
       Semiconductor Energy Labbratory Co., Ltd., Kanagawa-ken, Japan (non-U.S.
PA
       corporation)
       US 6150203
                                20001121
PΤ
                                 9950830 (8)
       US 1995-521532
AΙ
       JP 1994-232409
                            1994 d831
PRAI
DT
       Utility
       Granted
FS
EXNAM Primary Examiner: Bowers, Charles; Assistant Examiner: Kielin, Erik J
       Robinson, Eric J. Nixon Peabody LLP
LREP
CLMN
       Number of Claims: 28
       Exemplary Claim: 10
ECL
       24 Drawing Figure(s); 6 Drawing Page(s)
DRWN
LN.CNT 1083
CAS INDEXING IS AVAILABLE FOR THIS \PATENT.
L14 ANSWER 7 OF 13 USPATFULL on STN
AB
       A semiconductor device comprising a semiconductor body having a
       depression formed into the first surface of the body. The device further
       comprises member means comprising a thermal-to-electric transducer or
       static electric element, the member means having a predetermined
       configuration suspended over the depression. The member means is
       connected to the first surface so that the predetermined configuration
       is cantilevered over the depression, the depression opening to the first
       surface around at least a portion of the predetermined configuration.
       The depression provides substantial physical and thermal isolation
       between the element and the semiconductor body. In this manner, an
       integrated semiconductor device provides an environment of substantial
       physical and thermal isolation between the transducer or element and the
       semiconductor body.
       90:82763 USPATFULL
AN
       Cantilever semiconductor device
ΤI
       Sumner, John P., Edina, MN, United States
IN
       Johnson, Robert G., Minnetonka, MN, United States
       Higashi, Robert E., Minneapolis, MN, United States
       Honeywell Inc., Minneapolis, MN, United States (U.S. corporation)
PA
PΙ
       US 4966037
                                19901030
ΑI
       US 1985-782188
                                19851001 (6)
DCD
       20050130
       Continuation of Ser. No. US 198/3-531130, filed on 12 Sep 1983, now
RLI
       abandoned
DT
       Utility
FS
       Granted
EXNAM Primary Examiner: Goldstein, Herbert
LREP
       Bruns, Gregory A.
CLMN
       Number of Claims: 59
ECL
       Exemplary Claim: 1
DRWN
       13 Drawing Figure(s); 5 Drawing Page(s)
LN.CNT 1326
L14 ANSWER 8 OF 13 USPATFULL on STN
       A semiconductor device comprising a semiconductor body having a
AB
       depression formed into the first sunface of the body. The device further
       comprises member means comprising fixst and second thermal-to-electric
       transducer or static electric element the member means having a predetermined configuration suspended over the depression. The member
```

means is connected to the first surface at least at one location, the depression opening to the first surface around at least a portion of the predetermined configuration. The depression provides substantial physical and thermal isolation between the elements and the semiconductor body. In this manner, an integrated semiconductor device provides an environment of substantial physical and thermal isolation between the transducer or element and the semiconductor body.

```
87:67706 USPATFULL
AN
       Semiconductor device microstructure
TI
IN
       Higashi, Robert E., Minneapolis, MN, United States
       Honeywell Inc., Minneapolis, MN, United States (U.S. corporation)
PA
PΙ
       US 4696188
                                19870929
       US 1985-773106
                                 19850906 (6)
ΑI
RLI
       Continuation of Ser. No. US 1983-480644, filed on 31 Mar 1983, now
       abandoned which is a division of $er. No. US 1981-310262, filed on 9 Oct
       1981, now abandoned
DT
       Utility
FS
       Granted
EXNAM
      Primary Examiner: Goldstein, Herbert
       Mersereau, Charles G.
LREP
       Number of Claims: 93
CLMN
ECL
       Exemplary Claim: 1
DRWN
       13 Drawing Figure(s); 5 Drawing Page(s)
LN.CNT 1528
L14 ANSWER 9 OF 13 USPATFULL on STN
       A semiconductor device comprising a semiconductor body having a
AB
       depression formed into the first surface of the body. The device further
       comprises a member comprising a thermal-to-electric transducer or static
       electric element or electrical-td-thermal element, the member having a
       predetermined configuration suspended over the depression. The member is
       connected to the first surface at least at one location, the depression
       opening to the first surface around at least a portion of the
       predetermined configuration. The depression provides substantial
       physical and thermal isolation between the element and the semiconductor
       body. In this manner, an integrated semiconductor device provides an
       environment of substantial physical and thermal isolation between the
       transducer or element and the semiconductor body.
       86:65560 USPATFULL
ΑN
ΤI
       Semiconductor device
       Johnson, Robert G., Minnetonka, MN, United States
Higashi, Robert E., Minneapolis, MN, United States
Honeywell Inc., Minneapolis, MN, United States (U.S. corporation)
IN
PA
PΙ
       US 4624137
                                 19861125
ΑI
       US 1985-782197
                                 19851001 (6)
       Continuation of Ser. No. US 1983-481095, filed on 31 Mar 1983, now
RLI
       abandoned which is a division of Ser! No. US 1981-310345, filed on 9 Oct
       1981, now abandoned
DT
       Utility
       Granted
EXNAM Primary Examiner: Goldstein, Herbert
LREP
       Mersereau, Charles G., Sumner, John P
       Number of Claims: 90
CLMN
ECL
       Exemplary Claim: 1
DRWN
       13 Drawing Figure(s); 5 Drawing Page(s)
LN.CNT 1707
L14 ANSWER 10 OF 13 USPATFULL on STN
       A semiconductor device comprising a semiconductor body having a
AB
       depression formed into the first surface of the body. The device further
```

comprises member means comprising a thermal-to-electric or static

electric element, the member means having a predetermined configuration suspended over the depression. The member means is connected to the first surface at least at one location, the depression opening to the first surface around at least configuration. The depression provides substantial physical and thermal isolation between the element and the semiconductor body. In this manner, an integrated semiconductor device provides an environment of substantial physical and thermal isolation between the element and the semiconductor body.

84:52568 USPATFULL
Method of making semiconductor device
Johnson, Robert G., Minnetonka, MN, United States
Higashi, Robert E., Minneapolis, MN, United States
Honeywell, Inc., Minneapolis, MN, United States (U.S. corporation)
US 4472239 19840918

TIIN PA 19840918 PΙ US 4472239 ΑI US 1983-512079 19830708 (6) Division of Ser. No. US 1981-310345, filed on 9 Oct 1981 RLIDTUtility FS Granted EXNAM Primary Examiner: Powell, William A. Sumner, John P. LREP CLMN Number of Claims: 8 ECL Exemplary Claim: 1 13 Drawing Figure(s); 5 Drawing Page(s) DRWN LN.CNT 1123

L14 ANSWER 11 OF 13 USPAT2 on STN

AN

Amethod of manufacturing a ferrodielectric liquid crystal display device includes the steps of injecting melted ferrodielectric liquid crystal in a cell formed between a lower structure body and an upper structure body each having a substrate, an electrode layer, and an orientation film and sealing the cell; cooling to obtain phase transitions of the ferrodielectric liquid crystal corresponding to a bookshelf structure; applying dc potentials to the electrode layers at temperature ranging from temperatures higher than phase transition temperatures to temperatures lower than phase transition temperatures, stopping the dc potential applications and cooling until below a predetermined temperature, and applying a reverse potential to the electrode layers and cooling again. The ferrodielectric liquid crystal display device produced by such a manufacturing method can display clear black-and-white states with the liquid crystal layers having a mono domain of the bookshelf structure.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2004:11802 USPAT2
AN
       Ferrodielectric liquid crystal display (FLCD) manufacturing method
TI
       Wang, Jong-min, Seoul, KOREA, REPUBLIC OF
IN
       Kim, Chang-ju, Gyunggi-do, KOREA, REPUBLIC OF
       Samsung Electronics Co., Ltd., Gyunggi-Do, KOREA, REPUBLIC OF (non-U.S.
PA
       corporation)
                                20050118
PΙ
       US 6844909
       US 2003-403521
                                20030401 (10)
ΑI
PRAI
       JP 2002-18086
                          20020402
DT
       Utility
       GRANTED
FS
EXNAM Primary Examiner: Nguyen, Dung T.; Assistant Examiner: Caley, Michael H
LREP
       Sughrue Mion, PLLC
CLMN
       Number of Claims: 5
\mathsf{ECL}
       Exemplary Claim: 1
       8 Drawing Figure(s); 6 Drawing Page(s)
DRWN
LN.CNT 435
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
```

009/661, 745

Robert M. Bain 314) 231-5400 17/14, 15, 20x, 20x, 20x

10/623, 967


Examiner's Notes


s (Single or mono) (8a) (enystate) s (PDD or flow pattern on defect or GOI or sete (a) oxide (w) integrite or copon crystat (a) originated (w) perticle S(post(D) grow?) (ida) (process? of parameter# or rote#) S (cool > lite) rate#) (la) (la sot# or boulett or crystal#) (S (without or none or no) (la) (edge (w) slip#) 5 (determing or control?) (8a) (co)? (to) wateth)
5(od) (post (40) grave or after (40) grave) * Print Fig. q scerror wsignalti


s (first or primary) (8a) (tepsperature (6a) servor) s (second) (8a) (temperature (6a) servson)


6,599,818

Czochralski Process ... Clarua line a, ".. czochralski Process. Claimed, line 2, ". .. Ct process. Claim 19, line 2, ... CZ process.









L14 ANSWER 12 OF 13 USPAT2 on STN A method and apparatus for akially growing single crystal silicon carbide is provided. Utilizing the system, silicon carbide can be grown AB with a dislocation density of less than 10.sup.4 per square centimeter, a micropipe density of less than 10 per square centimeter, and a secondary phase inclusion density of less than 10 per cubic centimeter. As disclosed, a SiC source and a SiC seed crystal of the desired polytype are co-located within a crucible, the growth zone being defined by the substantially parallel surfaces of the source and the seed in combination with the sidewalls of the crucible. Prior to reaching the growth temperature, the crucible is evacuated and sealed, either directly or through the use of a secondary container housing the crucible. The crucible is comprised of tantalum or niobium that has been specially treated. As a result of the treatment, the inner surfaces of the crucible exhibit a depth variable composition of Ta--Si--C or Nb--Si--C that is no longer capable of absorbing SiC vapors, thus allowing the vapor-phase composition within the crucible to be close to the SiC--Si system with the partial pressure of Si-vapor slightly higher than that in the SiC--Si system. CAS INDEXING IS AVAILABLE FOR THIS PATENT. AN 2002:162313 USPAT2 ΤI Tantalum crucible fabrication and treatment Vodakov, Yury Alexandrovich, St. Petersburg, RUSSIAN FEDERATION ΤN Mokhov, Evgeny Nikolaevich, St Petersburg, RUSSIAN FEDERATION Ramm, Mark Grigorievich, Rego Park, NY, United States Roenkov, Alexandr Dmitrievich, St. Petersburg, RUSSIAN FEDERATION Makarov, Yury Nikolaevich, Richmond, VA, United States Karpov, Sergei Yurievich, St. Petersburg, RUSSIAN FEDERATION Ramm, Mark Spiridonovich, St Petersburg, RUSSIAN FEDERATION Temkin, Leonid Iosifovich, St. Petersburg, RUSSIAN FEDERATION The Fox Group, Inc., Livermore, CA, United States (U.S. corporation) PA US 6547877 PΙ 20030415 B2 US 2001-849767 20010504 (9) ΑI Continuation-in-part of Ser. No. US 355561, now patented, Pat. No. US RLI 6261363 PRAI WO 1997-RU5 19970122 DT Utility

PRAI WO 1997-RU5 19970122

DT Utility
FS GRANTED

EXNAM Primary Examiner: Kunemund, Robert

LREP Bingham McCutchen, LLP, Beck, David G.

CLMN Number of Claims: 34

ECL Exemplary Claim: 1

DRWN 3 Drawing Figure(s); 1 Drawing Page(s)

CAS INDEXING IS AVAILABLE FOR THIS PATENT.

LN.CNT 574

ANSWER 13 OF 13 USPAT2 on STN

A method and apparatus for axially growing single crystal silicon carbide is provided. Utilizing the system, silicon carbide can be grown with a dislocation density of less than 10.sup.4 per square centimeter, a micropipe density of less than 10 per square centimeter, and a secondary phase inclusion density of less than 10 per cubic centimeter. As disclosed, a SiC source and a SiC seed crystal of the desired polytype are co-located within a crucible, the growth zone being defined by the substantially parallel surfaces of the source and the seed in combination with the sidewalls of the crucible. Prior to reaching the growth temperature, the crucible is evacuated and sealed, either directly or through the use of a secondary container housing the crucible. The crucible is comprised of tantalum or niobium that has been specially treated. As a result of the treatment, the inner surfaces of the crucible exhibit a depth variable composition of Ta--Si--C or

Nb--Si--C that is no longer capable of absorbing SiC vapors, thus allowing the vapor-phase composition within the crucible to be close to the SiC--Si system with the partial pressure of Si-vapor slightly higher than that in the SiC--Si system.

```
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
AN
       2002:117934 USPAT2
       Niobium crucible fabrication and treatment
ΤI
       Vodakov, Yury Alexandrovich, St. Petersburg, RUSSIAN FEDERATION Mokhov, Evgeny Nikolaevich, St Petersburg, RUSSIAN FEDERATION
IN
       Ramm, Mark Grigorievich, Rego Park, NY, United States
       Roenkov, Alexandr Dmitrievith, St. Petersburg, RUSSIAN FEDERATION
       Makarov, Yury Nikolaevich, Richmond, VA, United States
       Karpov, Sergei Yurievich, St. Petersburg, RUSSIAN FEDERATION
       Ramm, Mark Spiridonovich, St Petersburg, RUSSIAN FEDERATION
       Temkin, Leonid Iosifovich, St. Petersburg, RUSSIAN FEDERATION
       The Fox Group, Inc., Livermore, CA, United States (U.S. corporation)
PA
                                 2003 $ 325
PΙ
       US 6537371
                            B2
       US 2001-849766
                                 2001 (504 (9)
ΑI
       Continuation-in-part of Ser. No. US 355561, now patented, Pat. No. US
RLI
       6261363
DT
       Utility
FS
       GRANTED
EXNAM
       Primary Examiner: Kunemund, Robert
LREP
       Bingham McCutchen, LLP, Beck, David G.
CLMN
       Number of Claims: 34
ECL
       Exemplary Claim: 1
DRWN
       3 Drawing Figure(s); 1 Drawing Page(s)
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
```

=>